Linley Group Sign Up Information

 JOIN OUR WEBINAR

SiFive Storage Solutions: How RISC-V and custom silicon platforms enable smart storage architectures

Join us in this webinar to learn about how SiFive and our partners are driving innovations in silicon architectures for data center and enterprise systems. We will cover the storage market and technology trends, the emergence of RISC-V and custom silicon in these applications, and case studies including an NVMe based RISC-V computational storage platform.

Key Topics:

• How NVMe, computational storage and disaggregation of storage are disrupting traditional silicon architectures
• Application of SiFive RISC-V cores in next-generation SSD controllers and computational storage
• Case studies: How our customers and eco-system partners are deploying SiFive RISC-V and custom silicon platforms to accelerate innovation in storage 

Who should attend?:

System architects, chip architects, chip designers, IP application engineers and IP architects, silicon strategic sourcing and commodity managers.

Register Now
  

The SiFive Connect webinar series is designed to be highly educational and interactive, offering attendees a direct connection to industry experts. Each one-hour long webinar will take place twice on the same day - once at 9 a.m. PDT and again at 6 p.m. PDT enabling our global audience to choose the time that works best for them. Click here to learn more about the SiFive Connect webinar series.

If you are getting this message forwarded to you, and want to sign up for future updates, you can do so here.

Greetings from OpenFive!

The webinar is only 1 day away! If you have not already registered, we invite you to register now:

 JOIN OUR WEBINAR

Protocol Agnostic Die-to-Die Connectivity for Chiplets and HPC

With recent advances in packaging technology, it is possible to connect multiple dies on a single package. OpenFive's D2D Controller provides end to end connection from one die to another. In this webinar, we will review the trade-offs between various connectivity options. We will also review the application of D2D in Chiplets and HPC to meet the designers'' latency and power targets. 

Key Learnings:
Die-to-Die connectivity, various package options

Who should attend?:
Designers, Architects, Marketing, Package engineers

Register Now
  
About OpenFive
OpenFive is a solution-centric silicon company that is uniquely positioned to design processor agnostic SoC architectures.
With customizable and differentiated IP for Artificial Intelligence, Edge Computing, HPC, and Networking solutions, OpenFive develops domain-specific SoC architectures based on high-performance, highly-efficient, cost-optimized IP to deliver scalable, optimized, differentiated silicon.
OpenFive offers end-to-end expertise in Architecture, Design Implementation, Software, Silicon Validation and Manufacturing to deliver high-quality silicon.OpenFive is a solution-centric silicon company that is uniquely positioned to design processor agnostic SoC architectures. Click here to view previous OpenFive webinars.

Greetings from SiFive!

The webinar is only 1 day away! If you have not already registered, we invite you to register now: 

 JOIN OUR WEBINAR

SiFive USB 3.2 IP Solutions including Retimer for High-Speed Consumer Applications

Join us in this webinar to learn more about the SiFive USB 3.2 IP solution, including retimer, for high-speed consumer applications. We will review IP engineering features, operations, configurations, protocols and implementation guidelines in detail.

SiFive''s USB 3.2 Gen2 retimer IP cores are compliant with the USB 3.2 Appendix E standard. SiFive USB 3.2 Gen 2 supports up to 10 Gbps of bandwidth, includes a USB 3.2 Gen2 single lane PCS layer and supports all low power states.

Key Topics:

• Features of the USB 3.2 Gen2 IP cores
• Implementation guidelines - integration and testing
• Market outlook, applications and other details

Who should attend?:

Consumer product chip designers, high-speed interface IP designers, IP application engineers, IP architects and system engineers.

Register Now

Registered attendees will receive webinar replay access at a later date.

The SiFive Connect webinar series is designed to be highly educational and interactive, offering attendees a direct connection to industry experts. Each one-hour long webinar will take place twice on the same day - once at 9 a.m. PDT and again at 6 p.m. PDT enabling our global audience to choose the time that works best for them. Click here to learn more about the SiFive Connect webinar series.

If you are getting this message forwarded to you, and want to sign up for future updates, you can do so here.

Greetings from SiFive!

The webinar is only 1 day away! If you have not already registered, we invite you to register now:

JOIN OUR WEBINAR

SiFive Storage Solutions: How RISC-V and custom silicon platforms enable smart storage architectures

Join us in this webinar to learn about how SiFive and our partners are driving innovations in silicon architectures for data center and enterprise systems. We will cover the storage market and technology trends, the emergence of RISC-V and custom silicon in these applications, and case studies including an NVMe based RISC-V computational storage platform.

Key Topics:

• How NVMe, computational storage and disaggregation of storage are disrupting traditional silicon architectures
• Application of SiFive RISC-V cores in next-generation SSD controllers and computational storage
• Case studies: How our customers and eco-system partners are deploying SiFive RISC-V and custom silicon platforms to accelerate innovation in storage 

Who should attend?:

System architects, chip architects, chip designers, IP application engineers and IP architects, silicon strategic sourcing and commodity managers.

Register Now
  

The SiFive Connect webinar series is designed to be highly educational and interactive, offering attendees a direct connection to industry experts. Each one-hour long webinar will take place twice on the same day - once at 9 a.m. PDT and again at 6 p.m. PDT enabling our global audience to choose the time that works best for them. Click here to learn more about the SiFive Connect webinar series.

If you are getting this message forwarded to you, and want to sign up for future updates, you can do so here.

 JOIN OUR WEBINAR

SiFive USB 3.2 IP Solutions including Retimer for High-Speed Consumer Applications

Join us in this webinar to learn more about the SiFive USB 3.2 IP solution, including retimer, for high-speed consumer applications. We will review IP engineering features, operations, configurations, protocols and implementation guidelines in detail.

SiFive''s USB 3.2 Gen2 retimer IP cores are compliant with the USB 3.2 Appendix E standard. SiFive USB 3.2 Gen 2 supports up to 10 Gbps of bandwidth, includes a USB 3.2 Gen2 single lane PCS layer and supports all low power states.

Key Topics:

• Features of the USB 3.2 Gen2 IP cores
• Implementation guidelines - integration and testing
• Market outlook, applications and other details

Who should attend?:

Consumer product chip designers, high-speed interface IP designers, IP application engineers, IP architects and system engineers.

Register Now

Registered attendees will receive webinar replay access at a later date.

The SiFive Connect webinar series is designed to be highly educational and interactive, offering attendees a direct connection to industry experts. Each one-hour long webinar will take place twice on the same day - once at 9 a.m. PDT and again at 6 p.m. PDT enabling our global audience to choose the time that works best for them. Click here to learn more about the SiFive Connect webinar series.

If you are getting this message forwarded to you, and want to sign up for future updates, you can do so here.

 JOIN OUR WEBINAR
SiFive HBM2/2E IP Subsystem - Features and Implementation Guidelines

Join us for our next SiFive Connect webinar to learn more about the features of the HBM2/2E IP subsystem and how to implement the IP in an SoC. We'll also address the market applications for HBM2/2E IP.

SiFive's HBM2/2E IP subsystem solution is architected and designed to provide the highest performance and flexibility for integrating high bandwidth memory (HBM) directly into next-generation ASIC and 2.5D SoC system-in-package (SiP) solutions. It supports the HBM2/2E JEDEC specification for a multitude of foundry technology nodes.

Key Learnings:

• Features of the HBM2/2E IP subsystem
• Implementation guidelines for 2.5D SoC SiP
• Market applications and other details

Target Audience:

AI chip designers, DRAM memory controller designers, high-speed interface IP designers, IP application engineers, IP architects and system engineers.

Register Now

Can't attend? Please register anyway and we will send you a link to the recording after the webinar.

The SiFive Connect webinar series is designed to be highly educational and interactive, offering attendees a direct connection to industry experts. Each one-hour long webinar will take place twice on the same day - once at 9 a.m. PDT and again at 6 p.m. PDT enabling our global audience to choose the time that works best for them. If you are unable to attend either of the events, please register anyway and we will send you a link to the recording after the webinar. Learn more...

Upcoming Webinar

If you are getting this message forwarded to you, and want to sign up for future updates, you can do so here.

 JOIN OUR WEBINAR
Rapid Embedded Prototyping with SiFive Software

Join us in this webinar to learn how to develop embedded software for RISC-V processors using the SiFive Freedom E SDK. We will review the environment dependencies, architecture, and implementation of the software and the processor-agnostic APIs. Based on an understanding of this, we will set up a development environment, compile, debug and run some benchmarks on a RISC-V processor.
The SiFive Freedom E SDK is a software development kit consisting of demo programs, industry-standard benchmarks, and board support packages (BSPs) for SiFive RISC-V core IP and hardware targets including FPGA and development boards.

Key Learnings
. Software development on RISC-V processors using the SiFive Freedom E SDK
. Freedom E SDK architecture and implementation details
. Software development environment dependencies and how to configure them
. SiFive E Series standard core configuration and how to evaluate it

Register Now

Can't attend? Please register anyway and we will send you a link to the recording after the webinar.

The SiFive Connect webinar series is designed to be highly educational and interactive, offering attendees a direct connection to industry experts. Each one-hour long webinar will take place twice on the same day - once at 9 a.m. PDT and again at 6 p.m. PDT enabling our global audience to choose the time that works best for them. If you are unable to attend either of the events, please register anyway and we will send you a link to the recording after the webinar. Learn more...

Upcoming Webinar

If you are getting this message forwarded to you, and want to sign up for future updates, you can do so here